	Application No.	Applicant(s)	$\overline{}$
		' ' ' '	
Notice of Allowability	10/059,392 Examiner	TAUCHI ET AL. (	
_			
	Thomas H Parsons	1745	<u></u>
The MAILING DATE of this communication apper All claims being allowable, PROSECUTION ON THE MERITS IS ( herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIG of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this app or other appropriate communication GHTS. This application is subject to	plication. If not includ will be mailed in due	ed course. <b>THIS</b>
1. This communication is responsive to the Amendment filed 18 February 2004.			
2. ⊠ The allowed claim(s) is/are <u>1-4</u> .			
3. ⊠ The drawings filed on <u>18 February 2004</u> are accepted by the Examiner.			
4.  Acknowledgment is made of a claim for foreign priority undappears a)  All b)  Some* c)  None of the:  1.  Certified copies of the priority documents have 2.  Certified copies of the priority documents have 3.  Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)).  * Certified copies not received:  Applicant has THREE MONTHS FROM THE "MAILING DATE" of noted below. Failure to timely comply will result in ABANDONMETHIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	been received.  been received in Application No cuments have been received in this r  of this communication to file a reply of ENT of this application.	national stage applica	quirements
<ol> <li>A SUBSTITUTE OATH OR DECLARATION must be submit INFORMAL PATENT APPLICATION (PTO-152) which give:</li> </ol>			OTICE OF
6. $\square$ CORRECTED DRAWINGS ( as "replacement sheets") must	t be submitted.		
(a) Including changes required by the Notice of Draftsperson's Patent Drawing Review ( PTO-948) attached			
1)  hereto or 2)  to Paper No./Mail Date			
<ul><li>(b) including changes required by the attached Examiner's Paper No./Mail Date</li></ul>			
Identifying indicia such as the application number (see 37 CFR 1.8 each sheet. Replacement sheet(s) should be labeled as such in the	B4(c)) should be written on the drawing the header according to 37 CFR 1.121(d	gs in the front (not the i).	back) of
<ol> <li>DEPOSIT OF and/or INFORMATION about the depos attached Examiner's comment regarding REQUIREMENT F</li> </ol>			Note the
Attachment(s) 1. □ Notice of References Cited (PTO-892)	5. ☐ Notice of Informal Pa	atent Application (PT)	O-152)
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	6. ⊠ Interview Summary (		,
3. Information Disclosure Statements (PTO-1449 or PTO/SB/08	Paper No./Mail Date	ė	
Paper No./Mail Date  4. Examiner's Comment Regarding Requirement for Deposit	8. 🛛 Examiner's Statemer	nt of Reasons for Allo	wance
of Biological Material	9.  Other		

1. An examiner's amendment to the record appears below. Should the changes and/or

additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR

1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the

payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with

Attorney Robert Pous on 13 April 2004.

The application has been amended as follows:

Page 11, Abstract, line 1, each occurrence of "a" has been deleted; and,

line 2, each occurrence of "a" has been deleted.

2. The following is an examiner's statement of reasons for allowance:

U.S. Patent No. 5,429,680, issued to Fuschetti on 4 July 1995 discloses a first soldering

layer formed of a first soldering agent (i.e. a low temperature solder) at a position to connect a

heat-radiation side insulating substrate and a case); and a second soldering layer formed of a

second soldering agent (i.e. a low temperature solder) at a position to connect a heat-radiation

side insulating substrate and one end of each of a plural P-type and N-type semiconductor chips,

the second soldering layer also connecting a heat-absorption side insulating substrate and the

other end of each of the plural P-type and N-type semiconductor chips.

Fuschetti does not teach or suggest the second soldering agent being identical with the first soldering agent in raw material.

Fuschetti also discloses in another embodiment a first soldering layer formed of a first soldering agent (i.e. a low temperature solder) at a position to connect a heat-radiation side insulating substrate and a case); and a second soldering layer formed of a second soldering agent (i.e. a high temperature solder) at a position to connect a heat-radiation side insulating substrate and one end of each of a plural P-type and N-type semiconductor chips, the second soldering layer also connecting a heat-absorption side insulating substrate and the other end of each of the plural P-type and N-type semiconductor chips.

Fuschetti discloses the raw material for the second or high temperature solder but fails to teach or disclose the second soldering agent being identical with the first soldering agent in raw material.

In yet another embodiment, Fuschetti discloses a first soldering layer formed of a first soldering agent (i.e. a high temperature solder) at a position to connect a heat-absorbing side insulating substrate and a heat sink, and a second soldering layer formed of a second soldering agent (i.e. a high temperature solder) at a position to connect a heat-radiation side insulating substrate and one end of each of a plural P-type and N-type semiconductor chips, the second soldering layer also connecting a heat-absorption side insulating substrate and the other end of each of the plural P-type and N-type semiconductor chips.

However, Fuschetti fails to teach or suggest the second soldering agent being identical with the first soldering agent in raw material with the first soldering agent being at a position to connect a heat-radiation side insulating substrate and a case.

In contrast, the instant invention comprises a second soldering agent being identical with the first soldering agent in raw material with a first soldering layer formed of a first soldering agent at a position to connect a heat-radiation side insulating substrate and a case, and a second soldering layer formed of a second soldering agent at a position to connect a heat-radiation side insulating substrate and one end of each of a plural P-type and N-type semiconductor chips, the second soldering layer also connecting a heat-absorption side insulating substrate and the other end of each of the plural P-type and N-type semiconductor chips.

The instant specification discloses that using a first and second solder identical in raw material is critical to providing a thermoelectric module having improving connection reliability and heat resistance, and free from thermal deformation or leakage.

For this reason, claim 1 and claim 3, which is dependent thereon, and claim 2 and claim 4, which is dependent thereon are patentably distinct from the prior art of record.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas H Parsons whose telephone number is (571) 272-1290. The examiner can normally be reached on M-F (7:00-4:30) First Friday Off.

Application/Control Number: 10/059,392

Art Unit: 1745

Page 5

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Pat Ryan can be reached on (571) 272-1292. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thomas H Parsons Examiner Art Unit 1745

\*\*\*

Patriot Ryan Supervisory Petent Franciner Technology Coulder (1.43